Editorial summary

The company is seeking a Sr/IC Design Verification Engineer with a Bachelor's or Master's degree in Electrical, Electronics, or Computer Engineering and at least one year of experience in silicon or IP verification. The role involves developing and reviewing test plans, creating constrained-random verification environments using UVM-SV, and ensuring product performance through coverage analysis and debugging. Candidates should have hands-on experience with SystemVerilog, UVM, and related verification tools. The position offers a salary of 10,000.

This summary is AI-generated and may contain inaccuracies. Please refer to the full job description below.

Job description

[This job https://singapore.job-q.com/jobs/detail/sr-ic-design-engineer-design-verification-33894 first appeared in Job-Q.com on 22 Sep 2026]

Job Descriptions

  • Develop and Review Test Plan based on IC design specification
  • Develop constrained-Random verification environment for complex DUT
  • Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
  • Implement coverage matrix using cover point and assertion
  • Create and debug tests for DUT
  • Resolve bugs with remote designers

Requirements

  • Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with 1 year or more experience
  • Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
  • Strong understanding of verification process from test plan to coverage completion
  • Strong communication and Analytical skills
  • Understanding of HDL (Verilog, VHDL)
  • Experience in using leading EDA software tools like Cadence/ Synopsys


We invite qualified candidates to apply online or email your CV to email address

Ethos Search Associates Pte. Ltd.

EA Licence No: 13C6655
EA Reg No: R1109557 Rose


Scam prevention reminder: You should not make any pre-payment when applying for any job.

Illegal practices reminder: It is illegal for recruiter to collect payment (kickback) from the worker https://www.mom.gov.sg/-/media/mom/documents/publications/foreign-workers/what-are-kickbacks.pdf

Login is optional, you may send application via email

Login to Save Login to Apply

Get AI to assess your suitability to this job

Assess My Fit with AI Beta — Free during trial period

Login to upload your resume and get an instant match score, strengths, and gaps.


Or use your preferred AI chat tool manually:

Use AI chat of your choice: ChatGPT, Gemini, Claude — and:

  1. Paste this into the prompt:
    I am a jobseeker. Below is a job posting. Please: 1. Give a match score (0–100) based on my resume vs the job requirements 2. List my 3–5 key strengths that align with this role 3. List 2–3 areas to improve or gaps to address before applying 4. Give a one-sentence verdict: should I apply, apply with adjustments, or skip? Job posting URL: https://singapore.job-q.com/jobs/detail/sr-ic-design-engineer-design-verification-33894 After reading the job, ask me to upload or paste my resume.
  2. Upload your resume in the same chat.

Similar Jobs

Senior/ IC Design Engineer (Design Verification)

Job DescriptionDevelop and execute verification plans for Pre-Silicon IP/ASIC/SoC designs based on...

On site

Full Time

AUREXIS TECH PTE. LTD.

Senior/ IC Design Engineer (Physical Design)

Job DescriptionPerform RTL-to-GDS physical implementation for ASIC IP/subsystem/SoCdesigns using industry-leading EDA tools...

On site

Full Time

AUREXIS TECH PTE. LTD.

Job Summary

  • Published on: 22 Sep, 2026
  • Category: Engineering
  • Vacancy: 1
  • Job type: Full Time
  • Salary: 10000
  • Location: On site
  • Job Nature: Full Time

Company Details